Hirejobs Canada
Register
Auckland Jobs
Canterbury Jobs
Northland Jobs
Otago Jobs
Southland Jobs
Tasman Jobs
Wellington Jobs
West Coast Jobs
Oil & Gas Jobs
Banking Jobs
Construction Jobs
Top Management Jobs
IT - Software Jobs
Medical Healthcare Jobs
Purchase / Logistics Jobs
Sales
Ajax Jobs
Designing Jobs
ASP .NET Jobs
Java Jobs
MySQL Jobs
Sap hr Jobs
Software Testing Jobs
Html Jobs
IT Jobs
Logistics Jobs
Customer Service Jobs
Airport Jobs
Banking Jobs
Driver Jobs
Part Time Jobs
Civil Engineering Jobs
Accountant Jobs
Safety Officer Jobs
Nursing Jobs
Civil Engineering Jobs
Hospitality Jobs
Part Time Jobs
Security Jobs
Finance Jobs
Marketing Jobs
Shipping Jobs
Real Estate Jobs
Telecom Jobs

Lead Circuit Design Engineer-Chip Design Engineer - ASIC IC SOC Design Engineer - Jobs in Greater Vancouver

Job LocationGreater Vancouver
EducationNot Mentioned
Salary$120,000 - 160,000 per year
IndustryNot Mentioned
Functional AreaNot Mentioned
Job TypeContract

Job Description

Qualifications

  • PHD or Master #39;s degree in Electrical Engineering, or a related field
  • 10+ years of experience in the design, development, and test of high-performance analog and mixed signal ICs
  • Strong proficiency in Synopsys custom design family tools, such as Virtuoso, PrimeSim, Spectre, and AMS Designer, and familiarity with industry standard design practices
  • Experience in advanced CMOS and/or BiCMOS
  • Proficiency in advanced CMOS and/or BiCMOS design and FinFET CMOS layout optimization, process technologies
  • Skilled in SPICE simulators, Verilog-A, and programming languages (TCL, Perl, C, Python, MATLAB, C++, gem5).
  • Experience in block-level and top-level design, including architecture definition, circuit implementation, layout supervision, and post-layout simulation and analysis
  • Use IP to maintain footprint compatibility, integrate, verify and modify IP cores, and design and verify IP blocks. Maintain footprint compatibility as with Version 1 of the IP and complete implementation within a very tight schedule.
  • Evaluate existing RTL design based on latest available specification. Delivered test vectors to Third Party Company so they could design advanced external gate-arrays compatible with our RTL designs.
  • Design, integrate and verify designs, as well as to perform simulations and timing analyses. unit validation in simulation, FPGA emulation and in post-silicon. Design efficient digital code conversion technique to solve the limitation on FPGA for ASCII coded string to binary 32-bits converter.
  • Design and simulate memory interfaces for DSP processors, translate DSP algorithms into synthesizable code, and develop RTL for DSP modules.
  • Implement the test bench using UVM methodology for verification of protocols like APB, AHB. Utilize UVM for verifying a DMA.
  • Knowledge of signal processing, data conversion, and power management circuits, and familiarity with standard mixed signal building blocks such as op-amps, comparators, ADCs, DACs, PLLs, ASIC, Timing Closure, chip physical design methodologies, DFT, and regulators
  • Experience in silicon bring-up, validation, and debugging, and familiarity with lab equipment such as oscilloscopes, logic analyzers, and signal generators
  • Strong problem-solving skills, attention to detail, and ability to work independently and in a team environment
  • Excellent written and verbal communication skills
Key Responsibilities:
  • Design and refine analog and mixed-signal circuits to achieve optimal power, area, and performance.
  • Utilize Synopsys Custom Design Family tools, including Custom Compiler and PrimeSim solution, for design and verification.
  • Manage physical layout to minimize parasitic effects and device stress.
  • Analyze and present simulation data for peer and customer reviews.
  • Mentor junior engineers and monitor their progress.
  • Document design features and test plans
Desired Skills:
  • Strong problem-solving and analytical capabilities.
  • Excellent communication and teamwork skills.
  • Proven mentorship and project management abilities.
RequirementsSchedule:
  • Day shift
  • Monday to Friday
Education:
  • Master #39;s Degree (preferred)
Experience:
  • Synopsys: 5 years (required)
  • CHIP Design: 5 years (required)

APPLY NOW

© 2021 HireJobsCanada All Rights Reserved